Aladwany, M.; Alsaegh, Z. Architectural Design and Implementation of Bit Error Rate Tester on FPGA. ASRJETS-Journal 2016, 21 (1), 178-193.