1.
Khan I, Morshed O, Mominuzzaman SM. Performance Study of Strain Engineered CMOS Inverter Logic Using Silicon Nanowire and Carbon Nanotube Field Effect Transistors. ASRJETS-Journal. 2017;37(1):99-109. Accessed September 11, 2025. https://www.asrjetsjournal.org/American_Scientific_Journal/article/view/3371