M. Aladwany and Z. Alsaegh, “Architectural Design and Implementation of Bit Error Rate Tester on FPGA”, ASRJETS-Journal, vol. 21, no. 1, pp. 178–193, Jul. 2016, Accessed: Mar. 17, 2026. [Online]. Available: https://www.asrjetsjournal.org/American_Scientific_Journal/article/view/1839