[1]
I. Khan, O. Morshed, and S. M. Mominuzzaman, “Performance Study of Strain Engineered CMOS Inverter Logic Using Silicon Nanowire and Carbon Nanotube Field Effect Transistors”, ASRJETS-Journal, vol. 37, no. 1, pp. 99–109, Oct. 2017, Accessed: Sep. 11, 2025. [Online]. Available: https://www.asrjetsjournal.org/American_Scientific_Journal/article/view/3371